Physical design for testability for bridges in CMOS circuits
نویسنده
چکیده
Present research in design for testability has largely been connned to the logic level. In this paper we present directions for research in design for testability at the layout or physical design level. These are illustrated for bridge faults in circuits consisting of CMOS standard cells.
منابع مشابه
Designing of Testable Reversible QCA Circuits Using a New Reversible MUX 2×1
Recently testing of Quantum-dot Cellular Automata (QCA) Circuits has attracted a lot of attention. In this paper, QCA is investigated for testable implementations of reversible logic. To amplify testability in Reversible QCA circuits, a test method regarding to Built In Self Test technique is developed for detecting all simulated defects. A new Reversible QCA MUX 2×1 desig...
متن کاملAnalysis of delay caused by Resistive Bridging faults in Secured CMOS 45 nm Technology, Implemented in QDI GHANIA AIT ABDELMALEK, REZKI ZIANI and MOURAD LAGHROUCHE
The article focuses on the defects modeling of secured CMOS circuits, implemented in Quasi Delay Insensitive (QDI). We analyze the static and the dynamic behavior of resistive bridges as a function of its unpredictable resistance. SPICE simulations were performed for 45nm CMOS technology. Simulation results are given for the conditions of defect detection and for the delay induced by the resist...
متن کاملDesigning of Testable Reversible QCA Circuits Using a New Reversible MUX 2×1
Recently testing of Quantum-dot Cellular Automata (QCA) Circuits has attracted a lot of attention. In this paper, QCA is investigated for testable implementations of reversible logic. To amplify testability in Reversible QCA circuits, a test method regarding to Built In Self Test technique is developed for detecting all simulated defects. A new Reversible QCA MUX 2×1 desig...
متن کاملFault Characterization and Testability Considerations in Multi-Valued Logic Circuits
With the growing interest and the emergence of various implementations of MultipleValued logic (MVL) circuits, testability issues of these circuits are becoming crucial. Fault characterization is an early step in the test generation process. It is aimed at finding fault models that best describe the possible faults expected to occur in a given class of circuits or technology. Layout and device ...
متن کاملEnabling Testability of Fault-Tolerant Circuits by Means of -Checkable Voters
The reliability of a fault-tolerant circuit may be drastically impaired by the presence of maskable faults that never affect its functionality. Design for testability (DFT) techniques have to be applied to make maskable faults detectable. During the testing phase, traditional DFT schemes inhibit fault masking and/or activate additional observation/control paths through the circuit. Such schemes...
متن کامل